hdl/modules/position_calc/*: fix reset logic

This was causing the clokc enable signal to be desynchronized
with the corresponding clock