Register Delay is added to graph Rescheduling

1- Register Delay is read and parsed from tech file
2- Register Delay is added to during rescheduling where register delays
are added to rescheduling clock value and Vertex latency costs during
rescheduling