Removed newpage-statements
indention on VHDL apx
Rewritten data-outside-8cycles assumption
Added timing diagram