Finished Layout, Started Verilog