a Verilog state machine designer