Move to /20 on the irfir.
36 bit sampler.
Make the fir generator more complicated.
Move schematic and pcb into subdir
Move vhdl into subdir