tried to apply "fmul.vhd" to pipeline processing.
checked pipeline
fixed components of fadd (encoders&barrel-shifters)
anged fadd
Merge branch 'pipelining'