First release of Verilog module