Python-based Tool-chain for design analysis and code generation of Verilog HDL