doc: test remote branch with Chisel 2.x announcement in the handbook
chisel: Upgrade to Chisel 2.0
chisel: Work around strange behavior of Mux when generating Verilog.
Merge branch 'master' into chisel2

Conflicts:
	chisel/src/icache/MCacheExtension.scala