New approach to timing constraints based on clock domanins
Added input and system jitter constraints
Added global constraints to RAM's (covering asynchronous address lines)