Added top module and instantiated mips as component. Added UCF file specific to the Digilent Atlys board. Added a LED as output so that the synthesis can actually obtain the output. Synthesis report indicates 1% slice usage. However, there are some latch warnings - those should be fixed.