Changes:
- PGA module now generates 5MHz SPI clock
- PGA state machine skeleton set up
- PGA module instantiated in top module
Committing latest code from end of June '12.  VLIW machine and virtualized filer implemented but not working completely.
Added all the files created from last commit