Verilog: first atempt of a sreameing protocol common module