Added indexers for Name
Simulation adds linear solutions for components by name
Removed trivial KCL equations
Output needs unknown for signal expression
Wire creates a Conductor component
Component solutions added to a separate solution set
Added (commented) exception prevention code
Added trivial output test, test loading a schematic