fhdl/verilog: tristate outputs are always wire