i10.c : set AXI divider to 1 when set clk source from PLL2, and PLL2 freq little than 500MHz.
version present changes