Simulation of a RAT CPU in VHDL implementing Tetris assembly code