implicit/immediate/direct/indirecte adressering
address modi
periodical commit
processor design cycle
RISC and CISC
instructionformat CISC