Verilog assignments for CU's digital logic design course.