Verilog: it seems the SPI slave RTL does not support clock inactive high mode, some furthr bench changes were needed, there is a match against the original bench again
Verilog: added new SPI master, updated line endings
Verilog: added new SPI master, updated line endings