Adding most recent bitfile for FPGA (tested and synced to current VHDL
code), removing MCS file since it's generated now