Add name mapping for package Verilog