Added functional sims and functional directories; simulated registers with clock. The full adder does not work because the input register does not work, and it is because verilog does not like the feedback in the register