Fixed issue in control unit to align address in AXI memory transactions
Permitted write.w and write.b to perform only a single word write cycle
Placed a read cycle prior to RCR setting.  It seems this register is not being updated in hardware, hence why page mode access is not working