update 7seg to 8 bits rather than 9
Merge branch 'master' of https://github.com/fpga-logi/Logi-hard

Conflicts:
	virtual_instrument/logi_virtual_7seg.vhd