Monitor progress in learning VHDL