Added a clock array to the catcher. Need to review how the FPGA writes to determine better values, but it does send an array of the same length as the data. Also wrote a new gather function, gather_no_buff, that checks the order of the packets without aggregating them into a buffer.