vlog95: Add support for translating a package as a module with a special name

This patch finishes the code needed to translate a SystemVerilog package to a
module with a special name. It also adds code to report that class scopes are
not supported and treats both a class and package as a top level scope.
Merge branch 'master' of git://github.com/steveicarus/iverilog