Preliminary schematic, test board layout