Verilog: Xiling ISE synthesys tools do not support , at least not in this cotext
Verilog: removed unit delays #1 from RTL
Verilog: updated Xilinx ISE project
Verilog: SPI related changes to the testbench, RTL ports were renamed