successfully add counter registers to desired nodes. still some weird stuff going on in the generated verilog
add back ChiselMain
pipe counters up to top level. still has issue where the connecting wire between modules is missing, but the ports are present. also some widths are still not being inferred