domain_crossing: add async fifo for bus crossing
bus/wishbone : merge SRAM / ROM (ROM = SRAM with static parameter to True
domain_crossing / fifos : remove _n in clock domain name