Update README.md

This project involved a 3 stage MIPS processor implemented on a Xilinx Virtex-5 FPGA.
Hardware programming was done in Verilog and Software was written in C.