Synthesizable Network-on-Chip (NoC) with Link Aggregation (LAG), written in System Verilog. Implements uniform-random distribution of traffic and equal number of physical links in each trunk. Intended for simulation in ModelSim.