Fix definitions to match the spec
Write command register (and start transfer) after clearing interrupt status.

For now, indicate that we wait for the card's interrupts,
and enable the corresponding bit in the XFER register.
Later it may be desirable to do what Linux does, but somehow different,
I don't like Linux implementation.