Major redesign of expr width/sign detecion (verilog/ast frontend)