Simple finite state machine examples in SystemVerilog