rename project to hdltool, add verilog support, &c

also added initial synthesis support with synopsys DC