Added a verilog to VHDL entity translator