Mainly for Verilog Project