Tests that previously were expected to fail now work!

test_regress/t:
	* t_clk_condflop.pl: Now expected to pass for verilator as well as
	standard simulators.
	* t_clk_powerdn.pl: Likewise.