Switch clocks over to NAP clock before NAP reset (compatible with FPGA
design where RST signal doesn't affect DCM's)
Changes for FPGA reset signal now resetting DCM's instead of logic directly.
Compatible with HDL commit 7f89e7a1eabaeb09269f626aa1c6a73943d58cfd