Change Verilog Cpu0 memory size