Rename _33v -> _gnd
Fix the unit test vhdl
Minor changes
logic states (all but 8 and 9)