Remove a bunch of unused code in verilog codegen
Remove trailing whitespace
Document the verilog converter
Refactoring verilog code generator
Fix not= to properly make AST
Initial work on arrays for simulation
Add zero? pos? and neg?
Switch from store to special memory modules