Minimalist stack machine design in Verilog