log message
Merge branch 'master' of github.com:sheepsleep/Verilog-HDL-design-and-training