Implementing a basic MIPS-style ALU in VHDL for a computer architecture class.