Treat *.vg as Verilog (usually for gate-level netlist)