Verilog module to receive data on UART