Created a basic implementation of a 5-stage MIPS pipelined processor, including all 'standard' components; Bonus project in my 'Computer Architecture & Organization' course