updated with longer read cycle to let cycle complete on the FPGA side
Merge branch 'master' of https://github.com/fpga-logi/Logi-kernel