A sandbox for testing VHDL stuffs on the Digilent ATLYS board using xilinx ISE. This includes a generic makefile for command line compilation.