inverter simulations - some initial simple things.
inverter simulations: wip

- fixing line endings in IRF model files
- using spice-sdb instead of spice for the netlist procedure
- added simulation/display Makefile targets