Add VHDL models.