Verilog files

Lab 1, full adders 1,4,16 and test files.