Here be files.

Some verilog modules to get us started.