chisel: Fix generation of Verilog code in Makefile.