Add fifo testbench for simulation. (Note: apparently, the Xilinx fifo's simulation model is broken so the result of the test won't be the expected one.