Copy of verilog_systemverilog into submodule