[vhdl] fixed shift register and muxes
[vhdl] tested LUT for AND gate