fhdl/verilog: fix spurious clock/reset signals on multiple calls to convert()