Start implementing two stage pipeline
Update a realistic clock period to testbench
Replace ALU mux A's unused fourth input with dont care
Fix branching by updating PCL
Fix status flag write signals delay, remove skip signal from datapath
Change instruction memory size
Move instruction initilization file to generic, implement RFIB