Added modelsim.sh to execute vhdl/verilog using modelsim.